usbc_soldering_iron/fw/programmer/src/bitbang_rvswdio_pico.h

198 lines
4.6 KiB
C
Raw Normal View History

2026-04-05 01:31:11 +02:00
#include <hardware/gpio.h>
#include <pico/time.h>
#include "bitbang_rvswdio.h"
#include "hardware/timer.h"
#include "lwipopts.h"
#include "pico.h"
#define PIN_SWDIO 10
#define PIN_SWCLK 11
// wait time between line transitions
2026-04-05 17:00:53 +02:00
#define SWD_DELAY() busy_wait_us(2);
2026-04-05 01:31:11 +02:00
// microseconds between each register read/write
#define STOP_WAIT 8
// Single wire debug (SWDIO and SWCLK)
static inline void ConfigureIOForRVSWD(void)
{
2026-04-05 17:00:53 +02:00
// SWCLK forced, starts at 1
gpio_init(PIN_SWCLK);
gpio_set_pulls(PIN_SWCLK, false, false);
gpio_put(PIN_SWCLK, 1);
gpio_set_dir(PIN_SWCLK, GPIO_OUT);
// SWDIO, open drain (emulated) with pull-up
2026-04-05 01:31:11 +02:00
gpio_init(PIN_SWDIO);
gpio_set_pulls(PIN_SWDIO, true, false);
2026-04-05 17:00:53 +02:00
gpio_put(PIN_SWDIO, 1);
2026-04-05 01:31:11 +02:00
gpio_set_dir(PIN_SWDIO, GPIO_IN);
}
// Single wire input-output SDI (just SWDIO)
static inline void ConfigureIOForRVSWIO(void)
{
2026-04-05 20:08:18 +02:00
//BB_PRINTF_DEBUG( "TODO: add support for SWIO\n" );
2026-04-05 01:31:11 +02:00
}
2026-04-05 17:00:53 +02:00
void rvswd_write_bit(bool value)
2026-04-05 01:31:11 +02:00
{
gpio_put(PIN_SWCLK, 0);
2026-04-05 17:00:53 +02:00
gpio_put(PIN_SWDIO, value);
gpio_set_dir(PIN_SWDIO, GPIO_OUT);
gpio_set_dir(PIN_SWDIO, GPIO_IN);
2026-04-05 01:31:11 +02:00
SWD_DELAY();
2026-04-05 17:00:53 +02:00
gpio_put(PIN_SWCLK, 1); // Data is sampled on rising edge of clock
2026-04-05 01:31:11 +02:00
SWD_DELAY();
}
2026-04-05 17:00:53 +02:00
bool rvswd_read_bit(void)
2026-04-05 01:31:11 +02:00
{
2026-04-05 17:00:53 +02:00
gpio_put(PIN_SWDIO, 1);
gpio_set_dir(PIN_SWDIO, GPIO_IN);
2026-04-05 01:31:11 +02:00
gpio_put(PIN_SWCLK, 0);
SWD_DELAY();
2026-04-05 17:00:53 +02:00
bool bit = gpio_get(PIN_SWDIO);
gpio_put(PIN_SWCLK, 1); // Data is output on rising edge of clock
2026-04-05 01:31:11 +02:00
SWD_DELAY();
2026-04-05 17:00:53 +02:00
return bit;
2026-04-05 01:31:11 +02:00
}
2026-04-05 17:00:53 +02:00
static inline void rvswd_stop(void)
2026-04-05 01:31:11 +02:00
{
gpio_put(PIN_SWCLK, 0);
SWD_DELAY();
2026-04-05 17:00:53 +02:00
gpio_put(PIN_SWDIO, 0);
gpio_set_dir(PIN_SWDIO, GPIO_OUT);
2026-04-05 01:31:11 +02:00
SWD_DELAY();
2026-04-05 17:00:53 +02:00
gpio_put(PIN_SWCLK, 1);
SWD_DELAY();
gpio_put(PIN_SWDIO, 1);
gpio_set_dir(PIN_SWDIO, GPIO_IN);
2026-04-05 01:31:11 +02:00
}
static void MCFWriteReg32( struct SWIOState * state, uint8_t command, uint32_t value )
{
// only supported mode is SWD
if (state->opmode != 2) {
2026-04-05 20:08:18 +02:00
//BB_PRINTF_DEBUG( "TODO: add support for SWIO\n" );
2026-04-05 01:31:11 +02:00
return;
}
noInterrupts();
2026-04-05 17:00:53 +02:00
// start transaction
gpio_put(PIN_SWDIO, 0);
gpio_set_dir(PIN_SWDIO, GPIO_OUT);
SWD_DELAY();
2026-04-05 01:31:11 +02:00
// ADDR HOST
2026-04-05 17:00:53 +02:00
bool parity = true;
for (uint32_t mask = 1<<6; mask; mask >>= 1) {
bool bit = !!(command & mask);
parity ^= bit;
2026-04-05 01:31:11 +02:00
rvswd_write_bit(bit);
}
2026-04-05 17:00:53 +02:00
rvswd_write_bit(1); // Operation: write
2026-04-05 01:31:11 +02:00
rvswd_write_bit(parity);
rvswd_read_bit(); // ???
rvswd_read_bit(); // Seems only need to be set for first transaction (We are ignoring that though)
rvswd_read_bit(); // ???
rvswd_write_bit(0); // 0 for register, 1 for value.
rvswd_write_bit(0); // ??? Seems to have something to do with halting.
2026-04-05 17:00:53 +02:00
// DATA
2026-04-05 01:31:11 +02:00
parity = false; // This time it's even parity?
2026-04-05 17:00:53 +02:00
for (uint32_t mask = 1<<31; mask; mask >>= 1) {
bool bit = !!(value & mask);
parity ^= bit;
2026-04-05 01:31:11 +02:00
rvswd_write_bit(bit);
}
// Parity bit
rvswd_write_bit(parity);
rvswd_read_bit(); // ???
rvswd_read_bit(); // ???
rvswd_read_bit(); // ???
rvswd_write_bit(1); // 0 for register, 1 for value
rvswd_write_bit(0); // ??? Seems to have something to do with halting?
rvswd_stop();
interrupts();
sleep_us(STOP_WAIT);
}
static int MCFReadReg32( struct SWIOState * state, uint8_t command, uint32_t * value )
{
// only supported mode is SWD
if (state->opmode != 2) {
2026-04-05 20:08:18 +02:00
//BB_PRINTF_DEBUG( "TODO: add support for SWIO\n" );
2026-04-05 01:31:11 +02:00
return -1;
}
noInterrupts();
2026-04-05 17:00:53 +02:00
// start transaction
gpio_put(PIN_SWDIO, 0);
gpio_set_dir(PIN_SWDIO, GPIO_OUT);
SWD_DELAY();
2026-04-05 01:31:11 +02:00
// ADDR HOST
2026-04-05 17:00:53 +02:00
bool parity = false;
for (uint8_t mask = 1<<6; mask; mask >>= 1) {
bool bit = !!(command & mask);
parity ^= bit;
2026-04-05 01:31:11 +02:00
rvswd_write_bit(bit);
}
2026-04-05 17:00:53 +02:00
rvswd_write_bit(0); // Operation: read
2026-04-05 01:31:11 +02:00
rvswd_write_bit(parity);
rvswd_read_bit(); // ??
rvswd_read_bit(); // ??
rvswd_read_bit(); // ??
rvswd_write_bit(0); // 0 for register, 1 for value
rvswd_write_bit(0); // ??? Seems to have something to do with halting?
2026-04-05 17:00:53 +02:00
// DATA
2026-04-05 01:31:11 +02:00
*value = 0;
parity = false;
uint32_t rval = 0;
for (uint8_t position = 0; position < 32; position++) {
bool bit = rvswd_read_bit();
rval <<= 1;
2026-04-05 17:00:53 +02:00
rval |= bit;
parity ^= bit;
2026-04-05 01:31:11 +02:00
}
*value = rval;
// Parity bit
bool parity_read = rvswd_read_bit();
2026-04-05 17:00:53 +02:00
if (parity_read != parity) goto read_end;
2026-04-05 01:31:11 +02:00
rvswd_read_bit(); // ??
rvswd_read_bit(); // ??
rvswd_read_bit(); // ??
2026-04-05 17:00:53 +02:00
rvswd_write_bit(1); // 0 for register, 1 for value
2026-04-05 01:31:11 +02:00
rvswd_write_bit(0); // ??? Seems to have something to do with halting?
rvswd_stop();
2026-04-05 17:00:53 +02:00
read_end:
interrupts();
2026-04-05 01:31:11 +02:00
sleep_us(STOP_WAIT);
2026-04-05 20:08:18 +02:00
BB_PRINTF_DEBUG("wrong parity: %d\n", parity_read);
2026-04-05 01:31:11 +02:00
return (parity == parity_read) ? 0 : -1;
}